A 1.6Gb/s, 3mW Integrating CMOS Optical Receiver with Hybrid GaAs Photo-Detectors

نویسندگان

  • Azita Emami-Neyestanak
  • Dean Liu
  • Gordon Keeler
  • Noah Helman
  • Mark Horowitz
چکیده

Bonding arrays of hundreds of photo-detectors and VCSELs to silicon substrates has been demonstrated [1-2] and scaling to thousands of devices is possible. To support these large numbers of optical IO, very small and low-power IO interface electronics is required. To remove both the speed and power trade-offs intrinsic in receiver that uses a transimpedance amplifier to convert the photo-current to a voltage, our receiver integrates the photo current directly on to the photodetector parasitic capacitance, and uses double sampling to create an integrating input receiver. Figure 1 illustrates the block diagram of the designed receiver. Since the capacitor integrates the photo current, the value of each bit is then determined by comparing the voltage on that capacitor after the bit arrived to the value before the bit. These two voltages are provided by the two samplers connected to photo-detector. The use of two samplers and two StrongArm latch/sense amps, allows the clock to run at the bit rate divided by 2, resulting in receiver timing that is very similar to a standard high-speed IO. After the top sampler is updated the first sense amp is triggered, and then a half cycle later, this sense amp is reset, the other sampler is updated, and the second sense amp is triggered. Directly integrating the current on the photo capacitor means there is no amplification of the signal path before it is sampled, so this circuit's DC current is roughly the average optical current received. The resulting circuit is small and low power, and the bit rate is limited by the sample bandwidth and input sensitivity of the sense amp, and not the gain-band-width of an amplifier. Higher data rates can be achieved using more samplers, clocked sense amps, and multi-phase clocks. The key issue in the design of this receiver is dealing with small input signals needed for low optical power detection, thus the clocks and the sense amps need to be designed to minimize the noise and offset of the receiver. The circuit also needs to create a reference current to convert the single-ended, positive photo current to a bipolar current.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Receiverless detection schemes for optical clock distribution

This paper summarizes experiments using a modelocked laser to produce a fast-rising, low-jitter electrical signal for clocking CMOS circuits. A simple integrating optical-to-electrical conversion scheme using two photodiodes is used to minimize jitter, area and electrical power consumption. This scheme is called receiver-less because there is no receiver to introduce unwanted skew, jitter and e...

متن کامل

Light Turning Mirrors in SiON Optical Waveguides for Hybrid Integration with CMOS Photo-detectors

A new method is proposed for hybrid integration of SiON optical waveguides and standard CMOS photo-detectors based on anisotropic etching of 45° facets in a Si substrate. After removal of anisotropically etched Si structures in cladding SiO2, the fabricated total-internal-reflection mirrors can direct the output of the waveguides to photo-detectors placed on top of the chip. The metal-free fabr...

متن کامل

A Three-Layer 3-D Silicon System Using Through-Si Vertical Optical Interconnections and Si CMOS Hybrid Building Blocks

We present for the first time a three-dimensional (3-D) Si CMOS interconnection system consisting of three layers of optically interconnected hybrid integrated Si CMOS transceivers. The transceivers were fabricated using 0.8m digital Si CMOS foundry circuits and were integrated with long wavelength InP-based emitters and detectors for through-Si vertical optical interconnections. The optical tr...

متن کامل

Highly Integrated InP HBT Optical Receivers - Solid-State Circuits, IEEE Journal of

This paper presents two highly integrated receiver circuits fabricated in InP heterojunction bipolar transistor (HBT) technology operating at up to 2.5 and 7.5 Gb/s, respectively. The first IC is a generic digital receiver circuit with CMOS-compatible outputs. It integrates monolithically an automatic-gain-control amplifier, a digital clock and data recovery circuit, and a 1 : 8 demultiplexer, ...

متن کامل

18 English

High speed and low power consumption are vital in ICs for high-speed optical communications systems. Some of the competing IC elements in this field include: Si-BJT (Silicon Bipolar Transistor), Si-CMOS (Silicon Field Effect Transistor), SiGe-BJT (Silicon Germanium Bipolar Transistor), GaAs-HBT (Gallium Arsenide Heterobipolar Transistor), GaAs-FET (Gallium Arsenide Field Effect Transistor), and...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002